After spending several days, I finally resolved the issue of generating data flow circuit structures with feedback paths in HLS (High-Level Synthesis). This was achieved without having to manually write any Verilog/VHDL code.